Analysis and mitigation of interface losses in trenched superconducting
  coplanar waveguide resonators by Calusine, Greg et al.
Analysis and mitigation of interface losses in trenched
superconducting coplanar waveguide resonators
G. Calusine,1, ∗ A. Melville,1, ∗ W. Woods,1, ∗ R. Das,1 C. Stull,1 V. Bolkhovsky,1 D. Braje,1 D. Hover,1
D. K. Kim,1 X. Miloshi,1 D. Rosenberg,1 A. Sevi,1 J. L. Yoder,1 E. Dauler,1 and W. D. Oliver1, 2, 3
1MIT Lincoln Laboratory, 244 Wood Street, Lexington, MA 02421, USA
2Research Laboratory of Electronics, Massachusetts Institute of Technology, Cambridge, MA 02139, USA
3Department of Physics, Massachusetts Institute of Technology, Cambridge, MA 02139, USA
Improving the performance of superconducting qubits and resonators generally results from a
combination of materials and fabrication process improvements and design modifications that reduce
device sensitivity to residual losses. One instance of this approach is to use trenching into the device
substrate in combination with superconductors and dielectrics with low intrinsic losses to improve
quality factors and coherence times. Here we demonstrate titanium nitride coplanar waveguide
resonators with mean quality factors exceeding two million and controlled trenching reaching 2.2 µm
into the silicon substrate. Additionally, we measure sets of resonators with a range of sizes and
trench depths and compare these results with finite-element simulations to demonstrate quantitative
agreement with a model of interface dielectric loss. We then apply this analysis to determine the
extent to which trenching can improve resonator performance.
Dielectric loss associated with two-level systems (TLS)
at materials interfaces is a major contributor limiting
coherence times and quality factors in superconducting
qubit and resonator devices.1–5 In order to mitigate these
losses, previous work has employed a combination of im-
proving materials, optimizing fabrication, and modify-
ing designs.6–10 Materials and fabrication efforts have
focused primarily on lowering the density of TLS de-
fects in bulk materials11, and reducing the presence of
TLS-containing dielectrics12 and chemical residues.13 De-
vice geometry and design parameter modifications have
in turn been used to reduce device sensitivity to ma-
terial losses by tailoring the structure’s electromagnetic
field profile.14–16 Together these advances have yielded
qubit T1 times exceeding 50 µs16–18 and resonator in-
ternal quality factors (Qi) reaching 70 million at single
photon-excitation powers.19
Despite these remarkable accomplishments, developing
a complete understanding of interfacial TLS loss mecha-
nisms has remained a challenge. For example, although
materials with reduced TLS losses such as titanium ni-
tride (TiN) have been used to realize high Qi resonators
and long T1 qubits,
20 the results often exhibit poor repro-
ducibility in part due to the metal’s sensitivity to ambi-
ent oxygen.21 Additionally, while improvements in T1 and
Qi have been demonstrated through the use of substrate
trenching to reduce interface participation,10,22,23 the
depth dependence and the degree to which deeper trench-
ing improves device performance remains unclear. Finite-
element electromagnetic modeling of dielectric losses can
be used to study these effects, but it must be paired
with highly controllable and reproducible fabrication pro-
cesses to make quantitative comparisons between exper-
iment and simulations.
In this work, we present TiN coplanar waveguide
(CPW) resonators with quality factors exceeding two
million fabricated using a process capable of controlled
trenching in the silicon substrate. To analyze losses in
these devices, we perform finite-element electromagnetic
simulations of a range of resonator geometries in order
to analyze interfacial and substrate dielectric losses. We
then demonstrate quantitative agreement between mea-
sured CPW resonatorQi’s and a model of interface losses.
Furthermore, we use this tool to predict the marginal
benefits of deep trenching for reducing losses in super-
conducting CPW resonators. The agreement supports
the accuracy of interface participation ratio-based mod-
eling of device losses and indicates future pathways for
reducing loss in superconducting devices.
We study superconducting CPW quarter-wave res-
onators with a center trace width w ranging from 3 µm to
22 µm and gap g to ground ranging from 1.5 µm to 11µm
[see Fig. 1(a)]. The devices were fabricated using a sub-
tractive etch process on high resistivity 200 mm (001) sili-
con substrates (≥ 3500 Ω-cm). Prior to metal deposition,
the substrates were prepared using an RCA clean in con-
junction with megasonication. Without additional oxide
removal steps or buffer layers, we reactively sputtered 150
nm of TiN using a titanium target in the presence of ar-
gon and nitrogen gas. We patterned the resonators using
optical lithography and then etched the metal and un-
derlying substrate using a combination of BCl3 and Cl2
gases. The total etch time was adjusted to control the
trench depth (d). We then used an in situ oxygen plasma
ash followed by an ex situ hydroxylamine-based wet strip
to remove the remaining photoresist. Figure 1(b) shows
a representative CPW resonator cross section. With the
sole exception of the variable etch time, we use a nom-
inally identical fabrication process for all samples and
therefore attribute differences in Qi to the trench depth
and not to changes in the interfacial loss tangents. Fur-
ther details of the chip design and fabrication process are
provided in the supplementary material.24
TLS losses in superconducting CPW resonators can be
ar
X
iv
:1
70
9.
10
01
5v
1 
 [q
ua
nt-
ph
]  
28
 Se
p 2
01
7
2FIG. 1. (a) Scanning electron microscope (SEM) image of a representative TiN (false-colored orange) resonator with width (w)
and gap (g) to ground plane. (b) Cross-sectional SEM image of the same TiN resonator with trench depth (d) and sidewall
angle (Φ). (c) 2D finite-element mesh used to calculate participation ratios with the dielectric regions false-colored as follows:
the metal-to-substrate interface (MS, red), the substrate-to-air/vacuum interface (SA, blue), the metal-to-air/vacuum interface
(MA, purple), and the bulk silicon substrate (Si, green).
understood by applying an interface participation ratio
model similar to those used in References 7, 9, 10, and 14.
In this model, the resonator dielectric losses are a linear
combination of the loss tangents (tan δi) associated with
energy absorbing TLS’s in each region i, weighted by the
fraction of the total electric field energy stored in that
region, the participation ratio pi:
1
QTLS
=
∑
i
pi tan δi (1)
Because each lossy region contains an unknown combi-
nation of interface dielectrics and fabrication residues, in
our analysis, we assign a unique tan δi to each interface
that is exposed to a distinct fabrication process. The
participation ratios of the dielectric regions in our de-
vices were calculated using two-dimensional (2D) COM-
SOL electrostatic simulations25. We partition the device
into the following lossy dielectric regions: the metal-to-
silicon (MS, red), substrate-to-air/vacuum (SA, blue),
and metal-to-air/vacuum (MA, purple) interfaces, and
the bulk silicon substrate (Si, green), as depicted by the
false coloring in Fig. 1(c). To reduce the computational
complexity, the interface participation ratio calculations
were performed using 10 nm thick defect layers of a fixed
dielectric constant  = 10, despite general uncertainty
in the actual interface properties. This results in am-
biguity in the resulting values for tan δi. However, due
to the manner in which participation ratios scale with
thickness and dielectric constant in the limit of a thin
layer14, we can parameterize 1/QTLS in Eq. (1) using
scaled participation ratios Pi and ‘loss factors’ xi that
are independent of these quantities and are defined by∑
i
pi tan δi =
∑
i
Pixi. For details, see the supplementary
materials24. For all resonator geometries, the trench side-
wall angle Φ and depth d were determined using cross-
sectional scanning electron microscopy in order to accu-
rately model the device electric field distribution. All
devices exhibit angled sidewalls with Φ ranging from 93-
109◦ depending on the etch time and feature size.
To compare our interface loss simulations to our fab-
ricated device performance, we characterized a series of
resonators with a range of geometries by measuring the
resonator chip transmission spectrum at 25 mK in a di-
lution refrigerator. Background ambient magnetic fields
were reduced by mounting the package in a supercon-
ducting aluminum enclosure surrounded by a high mag-
netic permeability shield (Cryoperm). In each cooldown,
twelve packages each containing a single chip comprising
five resonators were measured using two separate mea-
surement chains that incorporated a pair of 1 × 6 mi-
crowave switches operating at the base temperature stage
of the dilution refrigerator. Each measurement chain
included a series of microwave attenuators, filters, and
isolators to reduce the samples’ exposure to thermal ra-
diation from hotter temperature stages. A broadband
traveling wave parametric amplifier,26 low-noise high-
electron-mobility-transistor amplifier, and room temper-
ature microwave amplifier were used to amplify the trans-
mitted signal before measurement using a vector network
analyzer. Each resonator was measured over a range of
internal circulating powers from the single-photon limit
up to approximately 106 photons using a non-linear fre-
quency spacing to minimize data acquisition times. Res-
onator parameters were extracted using the fitting meth-
ods presented in Ref. 27. Each device was measured re-
peatedly in the single-photon limit for approximately five
hours, and the results were averaged in order to account
for time-dependent Qi fluctuations. Similarly, multiple
copies of the same device were measured to account for
device-to-device variations and to establish error bars for
each sample set.
Figure 2(a) shows an example of the dependence of
Qi on the number of photons circulating in the res-
onator. The trend shows the typical saturation behavior
of internal losses associated with TLS’s. At low inter-
nal photon numbers(circulating power), the Qi, which
we label QLP , is dominated by absorption due to un-
saturated TLS’s.3 At higher photon numbers, this loss
mechanism saturates and Qi increases until it reaches an-
other limiting value QHP . At this power, the losses cease
3FIG. 2. (a) Representative intrinsic quality factor (Qi) as a function of photon number for a resonator with (w, g, d) = (16 µm,
8 µm, 0.68µm). The low power and high power limits are indicated with dashed lines. (b) Qi as a function of trench depth with
the same CPW geometry as in Fig. 2(a). Each data point represents the mean Qi obtained from 10-15 nominally identical
resonators. The green data points represent the low-power quality factor (QLP ), and the blue data points represent TLS-limited
quality factors (QTLS). The pink shaded region represents the 95% confidence interval of the predicted QTLS . (c) Predicted
Qi (red error bars) compared to measured QTLS (blue error bars). The dashed line corresponds the ideal case where the two
values are equal. All error bars represent 95% confidence intervals.
to be dominated by TLS’s and are instead dominated
by an unknown combination of other mechanisms such
as vortices28,29, radiation/packaging loss5, and/or non-
equilibrium quasiparticles.30 The QLP and QHP shown
in Fig. 2(a) are typical of our highest mean Qi fabrica-
tion process with mean Qi of 2.2 × 106 for a sample set
of 15 resonators with (w, g, d) = (16µm, 8µm, 0.68 µm).
To study the effects of trenching down to 2.2 µm depth,
we instead use a similar process with a thicker photoresist
mask (4 µm vs. 1.1 µm) and a higher temperature post-
etch ash. This leads to an approximate and reproducible
15% reduction in mean Qi for a comparable set of devices
with this resonator geometry and trench depth. To as-
sess the reproducibility of this fabrication process, for the
shallowest trenching shown here (150 nm), we have mea-
sured approximately 100 nominally identical resonators
and observed that greater than 87% show Qi’s higher
than 1× 106 (mean of 1.6× 106).24
Although TLS’s are generally the dominant source of
loss in superconducting CPW resonators at low tem-
perature and circulating power, the losses that persist
when TLS’s are saturated can still reduce total Qi and
contribute to device-to-device variation. All of the res-
onators we characterized exhibited TLS-saturation be-
havior similar to the data shown in Fig. 2(a), yet we
observed significant variation in QHP . As a result, the
differences we observed in QLP were sometimes domi-
nated by QHP variations rather than altered interface
participation. This resulted in behavior such as shown in
Fig. 2(b) (green points and lines) where no discernible
trend in QLP vs. trench depth is observed. However,
since we can separately measure QHP by saturating the
losses associated with QTLS , we can subtract the contri-
butions from other loss mechanisms to determine QTLS
from QLP :
1
QTLS
=
1
QLP
− 1
QHP
(2)
The blue points and lines in Fig. 2(b) show the QTLS
values determined from the QLP values (green points and
lines) vs. trench depth when this correction is performed
independently for each device in the dataset. This data
set exhibits the expected monotonic improvement in Qi
as interface participation ratios decrease with increasing
trench depths. The error bars represent 95% confidence
intervals resulting from measuring 10-15 nominally iden-
tical devices for each depth.
In order to develop a quantitative model of interface
losses in our devices, we additionally characterized a se-
ries of resonator geometries ranging from (w, g) = (3µm,
1.5 µm) to (w, g) = (22 µm, 11µm) for trench depths be-
tween 0.15 µm and 2.2 µm. Each geometry in this dataset
provides a linear equation of the form of Eq. (1) relating
device QTLS to loss factors associated with each dielec-
tric region. While a single relationship is insufficient to
determine each region’s losses, multiple geometries with
varying combinations of participation ratios form a set
of linear equations that can in principle be used to de-
termine each individual loss factor. However, in general,
this matrix of participation ratios is very nearly singular
for a wide range of planar geometries. This collinearity
is readily apparent in the approximate proportionality
of the MS and SA interface participation ratios at all
depths shown in Fig. 3. As a result, errors associated
with the input QTLS values and modeling inaccuracy
prevent the determination of a unique solution to the sys-
tem of equations. Nevertheless, we can perform a Monte
Carlo analysis of the constrained least square optimiza-
tion solution using our measured QTLS values and error
4FIG. 3. Participation ratios as a function of trench depth for two representative resonator geometries (a) (w, g) = (6 µm, 3 µm),
and (b) (w, g) = (16 µm, 8µm). MS (red), SA (blue), and MA (purple) participation ratios are plotted on the left axis, and
the Si participation ratio (green) is plotted on the right axis.
bars in order to determine a corresponding distribution
of loss factors for the dielectric regions. For comparisons
to previously reported loss tangents, see the supplemen-
tary materials24. A comparison between the measured
QTLS and the QTLS predicted by this model is shown
in Fig. 2(c) with the corresponding error bars for the 19
device geometries that we measured. The dashed green
line represents the values where the measured and pre-
dicted QTLS correspond exactly. This model can also be
used to determine predictive bounds for resonator QTLS
for devices with other geometries and trench depths. The
region of 95% confidence in this prediction is shown in
Fig. 2(b) for (w, g) = (16µm, 8 µm) devices (pink shaded
region) over the range of trench depths we studied. The
predicted QTLS agree well with the measured values, in-
dicating that the interface losses are likely uniform be-
tween resonators with different trench depths.
To determine the extent to which QTLS can be im-
proved with increasing trench depth, we simulate the
interface participation ratios for depths comparable to
those achievable through deep silicon etching23 for mul-
tiple geometries and assuming perpendicular sidewall an-
gles (Φ = 90◦). Figs. 3(a) and 3(b) show MS (red), SA
(blue), MA (purple), and Si (green) participation ratios
for two representative coplanar resonator geometries (w,
g) = (6µm, 3 µm) and (16µm, 8 µm) as a function of
trench depth from d = 0.15 µm to d = 80µm. The in-
terface participation decreases with trench depth, and
it asymptotes beyond a depth that is dependent on the
CPW gap. The blue dashed line indicates the depth at
which the total bulk and interface participation reaches
within 1% of the asymptotic value. In general, we ob-
serve that trenching beyond a depth of approximately
d = 10g ceases to further reduce the participation ra-
tios in the device interfaces or the silicon substrate. This
asymptotic behavior can be contrasted with the logarith-
mic dependence at 1-10 µm depths simulated in Ref. 10.
In summary, we have demonstrated trenched TiN res-
onators with a mean Qi of 2.2 million. Characteriza-
tion of sets of devices with a range of CPW dimensions
and trench depths has enabled us to produce a model of
dielectric losses that quantitatively agrees with our mea-
sured Qi’s and can be used to predict device performance
within the bounds set by the model uncertainty. Fur-
thermore, we have used this form of participation ratio-
based device modeling to predict the extent to which deep
trenching can improve dielectric losses in superconduct-
ing CPW resonators. Altogether these results indicate
that trenching significantly reduces aggregate interface
dielectric losses in superconducting CPW resonators and
that significant further improvements in total Qi are pos-
sible by mitigating loss contributions from non-TLS re-
lated sources. Additionally, it may be possible to com-
bine the analysis method we use to model dielectric losses
in our system with more drastic geometry changes in or-
der to more accurately determine interface losses as a tool
for process qualification and device improvement. Both
approaches would provide essential information for re-
ducing dielectric losses in superconducting quantum de-
vices.
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1Supplementary Materials for “Analysis and mitigation of
interface losses in trenched superconducting coplanar
waveguide resonators”
I. FABRICATION DETAILS
All devices reported in the main text were fabricated
on high resistivity 200 mm (001) Si wafers (>3500 Ω-
cm). Prior to thin film growth, the bare wafers were
first cleaned using a combination of megasonication and
RCA clean process. The wafers were then coated with
150 nm of TiN in a DC reactive magnetron sputter-
ing system with a background pressure in the low 10−8
torr range. The deposited metal layer had film stress
(σ = 0 ± 150 MPa), similar to other reports of high
Qi TiN resonators.
S1 These conditions were used for all
devices measured in this work. This process yielded a
typical resistivity variation of approximately 35% (8.5 to
11.5 ohms/2) across the entire 200 mm wafer (< 6%
over the center 75mm). At low temperature, this mate-
rial exhibited a kinetic inductance of approximately 2.15
picohenries/2, which was accounted for in device designs
in order to achieve the desired device frequencies.
After deposition, the wafers were patterned using a
subtractive etch process and i-line photolithography us-
ing a wide field stepper. We chose to use a thick pho-
toresist instead of a hard mask to maintain a process flow
similar to our highest Qi fabrication process while also
allowing for trenching up to a maximum depth of 2.2 µm.
After developing the photoresist, the wafers were etched
using BCl3 and Cl2 plasma. The etch time was varied
in order to control the trench depth. Without breaking
vacuum, the remaining photoresist was partially stripped
using an oxygen plasma. After removing the wafers from
the tool, an additional wet chemical strip was used to
complete the photoresist removal. The wafers were then
coated in photoresist for dicing into 5 mm by 5 mm chips.
A typical resonator chip is shown in Fig. S1.
The device chips consisted of superconducting coplanar
waveguide (CPW) quarter-wave resonators with a center
trace width w ranging from 3 µm to 22 µm and gap g
to ground ranging from 1.5 µm to 11 µm [see Fig. 1(a)
of the main text]. One end of the resonator is shorted
to ground and the other end is isolated with a gap g to
ground. Five such resonators are capacitively coupled
to a 50 Ω feedline on each chip. The resonator lengths
are varied to frequency multiplex the resonances in the
range of 5-6 GHz with a spacing of approximately 200
MHz. The resonators are coupled to the central feedline
by a ∼ 300 µm section of the CPW running parallel to the
feedline gap. The resonator coupling quality factors (Qc)
are designed to be comparable to the device Qi to reduce
fitting errors. Each chip is connected using wirebonds to
a gold-plated copper package that contains a microwave
feedthrough and an interposer that routes the excitation
signal to the chip. The ground planes on each chip are
FIG. S1. Optical image of a typical resonator chip layout used
in this work.
perforated to trap vortices that might arise due to stray
magnetic fields,S2,S3 and the ground plane is connected
to the package ground through many parallel wirebonds.
II. MEASUREMENT HARDWARE
All measurements in this work were performed in one
of two liquid helium dilution refrigerators with a base
temperature of 20 mK outfitted with microwave coax-
ial cabling from room temperature to the base temper-
ature stage. The inner walls of the liquid helium stor-
age dewar were lined with three nested layers of high
permeability magnetic shielding in order to expel back-
ground magnetic fields. To further reduce background
fields, the sample space was enclosed in a superconduct-
ing aluminum shield and only non-magnetic metals and
microwave components were used within this enclosure.
This aluminum enclosure was lined with infrared absorb-
ing material to absorb any stray light that could generate
non-equilibrium quasiparticles in the devices under test.
Twelve device packages each containing a chip with five
resonators were cooled down during each measurement
cycle. The base temperature stage of the dilution re-
frigerator was stabilized at 25 mK throughout the entire
measurement process.
Figure S2 shows a diagram of the measurement setup
used to characterize the devices presented in this work. A
vector network analyzer at room temperature measured
2FIG. S2. Simplified schematic of the resonator measurement setup.
the microwave transmission signal through the dilution
refrigerator coaxial measurement chain. The input sig-
nal was attenuated by 40 dB at room temperature be-
fore undergoing another 40 dB of cryogenic attenuation
at various stages of the dilution refrigerator. The low-
temperature cryogenic attenuators and wideband (12-50
GHz) low pass filters were included to prevent thermal
radiation from appreciably heating the device-under-test.
A pair of 1 × 6 microwave switches were used to mea-
sure multiple chips at low temperature on each measure-
ment chain during each dilution refrigerator cooldown. A
cryogenic isolator with ≥ 36 dB of isolation was placed
immediately after the devices to prevent signals from be-
ing reflected back towards the devices due to impedance
mismatches in the amplification chain. A directional
coupler combined the measurement signal with an off-
resonant, continuous wave pump at the input of a Joseph-
son junction traveling wave parametric amplifier in or-
der to achieve approximately 20 dB of nearly quantum-
limited amplification. This amplified signal was then
passed to a high-electron mobility transistor amplifier for
further amplification. Another cryogenic isolator with ≥
18 dB of isolation and a wideband low-pass filter were
placed between the amplifiers in order to prevent ther-
mal radiation and any reflected signals from reaching the
base temperature stage. Once the signal reached room
temperature, it was further amplified prior to measure-
ment using the vector network analyzer. Each dilution
refrigerator contained two separate, identical measure-
ment chains that allowed for 60 total resonators to be
measured during each cooldown.
III. PARTICIPATION RATIO CALCULATIONS
The participation of a single dielectric region, pi, is
defined in Eq. S1:
pi =
Ui
Utot
=
∫
i
i|E2|
2∫
V
i|E2|
2
(S1)
where Ui is the electric field energy stored in region i,
Utot is the total electric field energy stored in all regions
i, E is the local electric field, and i is the dielectric
constant of the region i. The volume integrals in the
numerator and denominator occur over region i and the
entire volume of interest, respectively. If the actual di-
electric layer participation ratios pi were known exactly,
the TLS-limited Q value, QTLS , for a resonator would be
given by Eq. S2:
31
QTLS
=
∑
i
pi tan δi (S2)
where tan δi is the loss tangent of region i. Accurate
calculation of participation ratios requires precise knowl-
edge of the permittivity and thickness of each dielectric
interface region, and these values are generally unknown.
As a result, the loss tangents cannot be derived directly
from measurements.
Many previous studies use an assumed value for one or
both interface parameters when calculating participation
ratios. In contrast, by assuming that the defect layers are
very thin, and accordingly that the participation ratios
scale predictably with thickness and dielectric valueS7,
we instead introduce ‘loss factors’ xi as surrogates for
loss tangents, as defined in Eq. S3 and S4:
xi,‖ =
ti
tnom,i
nom,i
i
tan δi (S3)
xi,⊥ =
ti
tnom,i
i
nom,i
tan δi (S4)
Equation S3 defines loss factors where the electric field
is parallel to the dielectric region, and Eq. S4 defines
loss factors where the electric field is orthogonal to the
dielectric region. In both cases, the loss factors are di-
mensionless and account for the loss tangents and scaling
of the actual defect layer thicknesses and permittivities,
ti and i, relative to those used in the participation ratio
simulations, tnom,i and nom,i. The QTLS of the res-
onator can then be expressed as a function of simulated
participation ratios Pi and loss factors as shown in Eq.
S5:
1
QTLS
=
∑
i
Pixi (S5)
Simulated dielectric layer participation ratios for all
trenched CPW resonator geometries were obtained us-
ing 2D electrostatic simulations in COMSOL. The cen-
ter trace width w, gap-to-ground g, trench depth d,
and sidewall angle Φ of all simulated CPW resonators
were determined from cross-sectional scanning electron
microscope images of fabricated devices. When simu-
lating geometries at trench depths that were different
than those we characterized, the trench sidewall angles
were interpolated from surrounding values. All simula-
tions were performed using a 10 nm thick dielectric layers
with =100. The interface dielectrics layers of the CPW
structures were partitioned into four regions: metal-to-
substrate (MS), substrate-to-air/vacuum (SA), metal-to-
air/vacuum (MA), and the silicon substrate (Si) as de-
picted in Fig. 1(c) of the main text. The following as-
sumptions were applied for analyzing loss contributions
from different surfaces:
PMS ≈ PMS,⊥  PMS,‖ (S6)
PMA ≈ PMA,⊥  PMA,‖ (S7)
PSA ≈ PSA,‖  PSA,⊥ (S8)
Equations S6 and S7 result from the boundary con-
ditions imposed by assuming perfectly superconducting
metals. Equations S8 was derived empirically from our
finite-element simulations and was assumed in order to
simplify the resulting analysis.
The relations in Eq. S6-S8 result in the following ap-
proximations for the loss factors:
xMS ≈ xMS,⊥ (S9)
xMA ≈ xMA,⊥ (S10)
xSA ≈ xSA,‖ (S11)
xSi ≈ tan δSi (S12)
QTLS can then be written as a sum of individual defect
layer components as shown in Eq. S13.
1
QTLS
=
1
QMS
+
1
QSA
+
1
QMA
+
1
QSi
(S13)
Using Eq. S6 through Eq. S12, Eq. S13 can be rewrit-
ten as shown in Eq. S14:
1
QTLS
= PMSxMS+PSAxSA+PMAxMA+PSixSi (S14)
The loss factors can be found directly by solving a
system of equations of the form of Eq. S14 for a series
of resonators with simulated dielectric layer participation
ratios and the measured QTLS . This system of equations
can be represented in matrix form as shown in Eq. S15:[ 1
QTLS
]
= [P ][x] (S15)
where [1/QTLS ] is a column vector with the number
of rows equal to the number of distinct resonator geome-
tries, [P ] is the participation matrix with the number of
rows equal to the number of distinct resonator geome-
tries and the number of columns equal to the number
of relevant dielectric regions, and [x ] is a column vector
with the number of rows equal to the number of relevant
dielectric regions.
We determine the loss factors for our trenched CPW
resonator fabrication process by solving Eq. S15 for a
range of resonator dimensions and trench depths. The
mean resonator QTLS values are combined with the sim-
ulated participation ratios in order to determine a least-
squares solution for the loss factor vector [x ]. In order
to determine the uncertainty associated with the output
values, we perform a Monte Carlo analysis of the range
of output loss factors that result from the mean values
4𝟏
𝑸
= 𝒑 𝒙  
Q 
Q x Q 
Measured vs. Simulated QTLS 
𝟏
𝑸
= 𝒑 𝒙  
Q 
Geometry Dependent QTLS 
FIG. S3. Analysis flow showing Monte Carlo extractions of loss-factor vectors, [x] (yellow histogram), from the statistical
sampling of measured QTLS values (red histogram), and converting these extracted loss factor vector distributions to predicted
QTLS values (blue histogram).
and uncertainty of our measured QTLS values. Fig. S3
shows a flow diagram depicting how Monte Carlo extrac-
tions of loss factor vectors are performed starting from
sampling of statistically possible QTLS and how the out-
put set of extracted loss factor vectors is converted to
predicted Q values. The results, presented in Fig. 2(c)
of the main text for 10,000 Monte Carlo iterations, show
good agreement to the fit of the measured data to the
participation model (Eq. S14). The error bars represent
the 95% confidence intervals.
The mean best-fit loss factors found when performing
the Monte Carlo analysis of the least-squares solutions
used to produce the data shown in Fig. 2(c) in the main
text are given in Eq. S16:[
xMS
xSA
xMA
xSi
]
Mean
=
[
1.0×10−4
5.7×10−5
7.8×10−4
1.2×10−7
]
(S16)
The range of output solution distributions associated
with these mean values are shown in S17:
[x]Range =
[
0≤ xMS ≤2.5×10−4
0≤ xSA ≤ 2.5×10−4
0≤ xMA ≤ 4.5×10−3
xSi = 1.2×10−7± 3×10−8
]
(S17)
The solution values for xMS , xSA, and xMA are approx-
imately evenly distributed throughout the ranges shown
in S17. xSi exhibits an approximately Guassian distribu-
tion with a standard deviation given by the uncertainty
given in S17.
The uncertainty in these values results from multiple
contributions. First, the error in the estimation of the
mean QTLS values derived from measurement statistics
results in a range of possible solutions to the set of linear
equations Eq. S15. Second, the nearly singular nature
of the matrix [P] prevents a unique solution from being
identified. Finally, although we have sought to minimize
these contributions, systematic errors such as incomplete
characterization of the device geometry or residual con-
tributions ofQHP toQTLS may contribute to uncertainty
in the loss factor solution. Nevertheless, the correlation
between the measured and predicted QTLS shown in Fig.
2(c) of the main text in the main text demonstrates that
these values have predictive power within a tolerance set
by the loss factor uncertainty.
In order to convert these values to true loss tangents,
the extracted loss factors can be combined with Eqs. S3
and S4 using the nominal dielectric interface parameters
used in simulations (nom = 100 and tnom = 10 nm)
and reasonable assumptions for the properties of each
interface: thMS = 2 nm, tSA = 2 nm, tMA = 2 nm, MS
= 11.70, SA = 40, MA=100. The resulting mean
5tan δ This work Ref. S4 Ref. S5 Ref. S6 Ref. S7 Ref. S8
tan δMS 5.9× 10−4 - - - - < 2.6× 10−3
tan δSA 7.1× 10−4 3.1× 10−4 - - - < 2.2× 10−3
tan δMA 3.9× 10−3 1.5× 10−3 2.6× 10−3 - 2× 10−3 2.1× 10−2
tan δSi 1.2× 10−7 - - < 5× 10−7 - < 1× 10−6
TABLE I. Comparisons between reported interface dielectric loss tangents.
best-fit loss tangents are given in Eq. S18:
[ tan δMS
tan δSA
tan δMA
tan δSi
]
Mean
=
[
5.9×10−4
7.1×10−4
3.9×10−3
1.2×10−7
]
(S18)
The ranges of output corresponding to these mean values
are shown in S19:
[tan δ]Range =
[
0≤ tan δMS ≤1.5×10−3
0≤ tan δSA ≤ 3.1×10−3
0≤ tan δMA ≤ 2.3×10−2
1.2×10−7± 3×10−8
]
(S19)
Despite the uncertainty in the loss factors, dielectric in-
terface thicknesses and dielectic constants, the best-fit
loss tangent values all fall within the reported range of
loss tangents for these materials and interfaces from the
literature, as shown in Table I.
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